集成注入逻辑电路中的最小延迟时间
Minimum Delay Time of the Integrated Injection Logic Gate
集成注入逻辑布局简化集成电路布图设计;
Layout-designs of integrated circuits ;